HiSIM1.1 User's Manual

M. Miura-Mattausch, H. Ueno, H. J. Mattausch, H. Kawano, D. Kitamaru, K. Hisamitsu, T. Honda, S. Matsumoto, D. Miyawaki, H. Nagakura, S. Nara, D. Navarro, T. Okagaki, S. Ooshiro, Y. Shiraga, K. Suematsu, M. Suetake, M. Tanaka, Y. Tatsumi, T. Yamaoka,

S. Kumashiro*, T. Yamaguchi*, K. Yamashita*, N. Nakayama*

Graduate School of Advanced Sciences of Matter, Hiroshima University *Semiconductor Technology Academic Research Center

> Copyright © 2002 STARC All Rights Reserved

Contents

1	Model Concept	4
2	Charges	5
3	Drain Current	8
4	Threshold Voltage	9
	4.1 (I) Short-Channel Effects	9
	4.2 (II) Reverse-Short-Channel Effects	10
5	Poly-Depletion Effect	13
6	Quantum-Mechanical Effect	14
7	Mobility Model	16
8	Channel-Length Modulation	17
9	Narrow-Channel Effects	19
	9.1 Threshold Voltage	19
	9.2 Mobility Reduction	19
	9.3 Leakage Transistor: Hump in I_{ds}	20
10	Temperature Dependence	21
11	Source/Drain Resistance	21
12	2 Capacitances	22
	12.1 Intrinsic Capacitances	22
	12.2 Overlap Capacitances	23
	12.3 Extrinsic Capacitances	23
13	Substrate Current	24
14	Gate Current	25

15 GIDL (Gate-Induced Drain Leakage) Current	26
16 Conservation of Symmetry at $V_{\rm ds}=0$	26
17 MOS-Diode Models	26
18 $1/f$ Noise Model	27
19 Model Flags	28
20 Summary of Model Parameters	29
21 Default and Limit of the Parameter Values	31
22 Parameter-Extraction Procedure	32
References	33

1 Model Concept

HiSIM (<u>Hi</u>roshima-university <u>S</u>TARC <u>I</u>GFET <u>M</u>odel) is a complete MOSFET model for circuit simulation based on the drift-diffusion approximation, which was originally developed by Pao and Sah [1]. The most important advantage of the drift-diffusion approximation is the unified description of device characteristics for all bias conditions. The physical reliability of the approximation has been proved by 2D device simulations with channel lengths even down to 0.1μ m [2]. To obtain analytical solutions describing device performances, the charge sheet of the inversion layer with zero thickness is further approximated [3]. Under the gradual-channel approximation all device characteristics are described analytically by channelsurface potentials at the source side (ϕ_{S0}) and at the drain side (ϕ_{SL}) (see Fig. 1). These surface potentials are functions of applied voltages on four terminals; the gate voltage V_{gs} , the drain voltage V_{ds} , the bulk voltage V_{bs} and the earthed source. All phenomena such as short-channel and reverse-short-channel effects are therefore treated as results of the surface potential modification [5].



Fig. 1: Schematics of the surface potential distribution in the channel.

Since the surface potentials are implicit functions of applied voltages, iteration procedures are required in addition to global time-step iteration in circuit simulation. Therefore specific attention is paid on calculating the surface potentials with enough accuracy even with small CPU time. Up to now validity of HiSIM has been tested for the channel length down to 0.1μ m with the pocket-implanted technology. Though all descriptions are given for the n-channel MOSFET, they are also valid for the p-channel case.

2 Charges

All device characteristics are described based on the charge control by applied voltages. Under the charge-sheet approximation charges on four terminals $Q_{\rm G}(\text{gate})$, $Q_{\rm B}(\text{bulk})$, $Q_{\rm D}(\text{drain})$, and $Q_{\rm S}(\text{source})$, are described [4]:

$$Q_{\rm G} = -(Q_{\rm B} + Q_{\rm I}) = -Q_{\rm SP} \tag{1}$$

$$Q_{\rm B} = W_{\rm eff} \int_0^{L_{\rm eff}} Q_{\rm b}(y) dy \tag{2}$$

$$Q_{\rm I} = W_{\rm eff} \int_0^{L_{\rm eff}} Q_{\rm i}(y) dy \tag{3}$$

$$Q_{\rm D} = W_{\rm eff} \int_0^{L_{\rm eff}} \frac{y}{L_{\rm eff}} Q_{\rm i}(y) dy \tag{4}$$

$$Q_{\rm S} = Q_{\rm I} - Q_{\rm D} \tag{5}$$

where $Q_{\rm I}$ is the inversion charge and y is the position along the channel, and 0 and $L_{\rm eff}$ are the positions at the source side and the drain side, respectively. The effective channel length $L_{\rm eff}$ and width $W_{\rm eff}$ are calculated from the gate length $L_{\rm gate}$ and width $W_{\rm gate}$

$$L_{\rm eff} = L_{\rm gate} - 2 \times XLD \tag{6}$$

$$W_{\rm eff} = W_{\rm gate} - 2 \times XWD \tag{7}$$

where XLD and XWD are the overlap lengths underneath the gate. L_{gate} and W_{gate} are determined

$$L_{\text{gate}} = L_{\text{design}} + 2 \times XPOLYD \tag{8}$$

$$W_{\text{gate}} = W_{\text{design}} + 2 \times XPOLYD \tag{9}$$

where *XPOLYD* accounts for deviation by etching.

_

With use of the Gauss law the space charge density $Q_{\rm SP}$ is derived together with the Poisson equation [5]:

$$-Q_{\rm SP} = C_{\rm ox} \left(V_{\rm G}' - \phi_{\rm S}(y) \right)$$

= $q N_{\rm sub} L_{\rm D} \sqrt{2} \left[\exp \left\{ -\beta (\phi_{\rm S}(y) - V_{\rm bs}) \right\} + \beta (\phi_{\rm S}(y) - V_{\rm bs}) - 1 + \frac{n_{\rm P0}}{p_{\rm p0}} \left\{ \exp \left(\beta (\phi_{\rm S}(y) - \phi_{\rm f}(y)) \right) - \exp \left(\beta (V_{\rm bs} - \phi_{\rm f}(y)) \right) \right\} \right]^{\frac{1}{2}}$ (10)

$$C_{\rm ox} = \frac{\epsilon_{\rm ox}}{T_{\rm ox}} \tag{11}$$

$$V'_{\rm G} = V_{\rm gs} - V_{\rm fbc} + \Delta V_{\rm th} \tag{12}$$

$$\beta = \frac{q}{kT} \tag{13}$$

where $V_{\rm fbc}$ is the flat-band voltage and $\Delta V_{\rm th}$ is the threshold voltage shift from a long-channel transistor [6]. The electron charge is denoted by q, and $L_{\rm D}$ and $N_{\rm sub}$ are the Debye length and the substrate impurity concentration, respectively. The Boltzmann constant and the lattice temperature in Kelvin are k and T, respectively. The quasi-Fermi potential $\phi_{\rm f}(y)$ preserves the following relationship:

$$\phi_{\rm f}(L_{\rm eff}) - \phi_{\rm f}(0) = V_{\rm ds} \tag{14}$$

The electron concentration at equilibrium condition $n_{\rm p0}$ is

$$n_{\rm p0} = \frac{n_{\rm i}^2}{p_{\rm p0}} \tag{15}$$

where the intrinsic carrier concentration n_i is

$$n_{\rm i} = n_{\rm i0} T^{1.5} \exp\left(-\frac{E_{\rm g}}{2q}\beta\right) \tag{16}$$

and p_{p0} is approximated to be N_{sub} . The surface potentials $\phi_{S0} = \phi_S(0)$ and $\phi_{SL} = \phi_S(L_{eff})$ are calculated by solving Eq. (10) iteratively. Calculated values are depicted schematically in Fig. 2.



Fig. 2: Surface potentials as a function of the gate voltage, $V_{\rm gs}$.

The Poisson equation and the Gauss law describe the charge-density equations under the homogeneous substrate impurity distribution

$$Q_{\rm b}(y) = -qN_{\rm sub}L_{\rm D}\sqrt{2} \Big[\exp\{-\beta(\phi_{\rm S}(y) - V_{\rm bs})\} + \beta(\phi_{\rm S}(y) - V_{\rm bs}) - 1 \Big]^{\frac{1}{2}}$$
(17)

$$Q_{\rm i}(y) = -C_{\rm ox}(V_{\rm G}' - \phi_{\rm S}(y)) + qN_{\rm sub}L_{\rm D}\sqrt{2} \Big[\exp\{-\beta(\phi_{\rm S}(y) - V_{\rm bs})\} + \beta(\phi_{\rm S}(y) - V_{\rm bs}) - 1\Big]^{\frac{1}{2}}$$
(18)

After integrating the equations by $\phi_{\rm S}(y)$ in the channel from the source side (y = 0) to the drain side $(y = L_{\rm eff})$, we obtain analytical equations for $Q_{\rm B}$ and $Q_{\rm I}$, which are described as a function of $\phi_{\rm S0}$ and

 ϕ_{SL} . These integrations are troublesome but done straightforward. As an example, the final equation for Q_{B} is shown here:

$$\begin{aligned} Q_{\rm B} &= W \int_{0}^{L} Q_{\rm b} dy \\ &= -\int_{0}^{L} Q_{\rm b} \left\{ \frac{kT\mu W_{\rm eff}}{qI_{\rm ds}} \left(Q_{\rm i}\beta d\phi_{\rm S} - dQ_{\rm i} \right) \right\} \\ &= -\frac{kT}{q} \frac{\mu W_{\rm eff}^2}{I_{\rm ds}} \int \left\{ Q_{\rm b} Q_{\rm i}\beta d\phi_{\rm S} - Q_{\rm B}' dQ_{\rm I}' \right) \right\} \\ &= -\frac{\mu W_{\rm eff}^2}{I_{\rm ds}} \left[const0 C_{\rm ox} (V_{\rm G} - V_{\rm fbc} - \phi_{\rm S}) \frac{1}{\beta} \frac{2}{3} \left\{ \beta (\phi_{\rm S} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} \right. \\ &+ const0 C_{\rm ox} \frac{1}{\beta} \frac{2}{3} \frac{1}{\beta} \frac{2}{5} \left\{ \beta (\phi_{\rm S} - V_{\rm bs}) - 1 \right\}^{\frac{5}{2}} - const0^2 \frac{1}{\beta} \frac{1}{2} \left\{ \beta (\phi_{\rm S} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} \right] \\ &- \frac{kT}{q} \frac{\mu W_{\rm eff}^2}{I_{\rm ds}} \left[const0 C_{\rm ox} \frac{1}{\beta} \frac{2}{3} \left\{ \beta (\phi_{\rm S} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} + \frac{1}{2} const0^2 \beta \phi_{\rm S} \right]_{\phi_{\rm S0}}^{\phi_{\rm SL}} \\ &= -\frac{\mu W_{\rm eff}^2}{I_{\rm ds}} \left[const0 C_{\rm ox} (V_{\rm G} - V_{\rm fbc}) \frac{1}{\beta} \frac{2}{3} \left[\left\{ \beta (\phi_{\rm S} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} + \frac{1}{2} const0^2 \beta \phi_{\rm S} \right]_{\phi_{\rm S0}}^{\phi_{\rm SL}} \\ &- const0 C_{\rm ox} \frac{1}{\beta} \frac{2}{3} \left[\phi_{\rm S} \left\{ \beta (\phi_{\rm S} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} \right]_{\phi_{\rm S0}}^{\phi_{\rm SL}} + const0 C_{\rm ox} \frac{1}{\beta} \frac{2}{3} \frac{1}{2} \left\{ \beta (\phi_{\rm S} - V_{\rm bs}) - 1 \right\}^{\frac{5}{2}} \right]_{\phi_{\rm S0}}^{\phi_{\rm SL}} \\ &- const0^2 \frac{1}{\beta} \frac{2}{3} \left[\beta^2 (\phi_{\rm SL} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} \right]_{\phi_{\rm S0}}^{\phi_{\rm SL}} + const0 C_{\rm ox} \frac{1}{\beta} \frac{2}{3} \frac{1}{5} \left\{ \beta (\phi_{\rm S} - V_{\rm bs}) - 1 \right\}^{\frac{5}{2}} \right]_{\phi_{\rm S0}}^{\phi_{\rm SL}} \\ &- const0^2 \frac{1}{\beta} \frac{1}{2} \left[\beta^2 (\phi_{\rm SL} - V_{\rm bs})^2 - 2\beta (\phi_{\rm SL} - V_{\rm bs}) + 1 - \beta^2 (\phi_{\rm S0} - V_{\rm bs})^2 + 2\beta (\phi_{\rm S0} - V_{\rm bs}) - 1 \right] \right] \\ &- \frac{1}{\beta} \frac{\mu W_{\rm eff}^2}{I_{\rm ds}} \left[const0 C_{\rm ox} \frac{1}{\beta} \frac{2}{3} \left\{ \beta (\phi_{\rm S} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} + \frac{1}{2} const0^2 \beta \phi_{\rm S} \right]_{\phi_{\rm S0}}^{\phi_{\rm SL}}$$
 (19)

where

$$const0 = qN_{\rm sub}L_{\rm D}\sqrt{2} \tag{20}$$

and μ and $I_{\rm ds}$ are the carrier mobility and the drain current, respectively.

Three independent charges $(Q_{\rm B}, Q_{\rm I}, Q_{\rm D})$ are schematically shown in Fig. 3 as a function of $V_{\rm gs}$ for a given $V_{\rm ds}$ value.



Fig. 3: Charges as a function of $V_{\rm gs}$.

3 Drain Current

The drift-diffusion approximation describes the drain current $I_{\rm ds}$ as [1]

$$I_{\rm ds} = W_{\rm eff} q \mu n(y) \left(-\frac{d\phi_{\rm S}(y)}{dy} + \frac{1}{\beta} \frac{d\ln n(y)}{dy} \right)$$
(21)

where n is the carrier density calculated from the relationship

$$Q_{\mathbf{i}}(y) = qn(y) \tag{22}$$

Under the gradual-channel approximation with further approximations of idealized gate structure and uniform channel doping, the final equation for I_{ds} is written [3, 5]

$$I_{\rm ds} = \frac{W_{\rm eff}}{L_{\rm eff}} \mu \frac{IDD}{\beta}$$

$$IDD = C_{\rm ox}(\beta V_{\rm G}' + 1)(\phi_{\rm SL} - \phi_{\rm S0}) - \frac{\beta}{2} C_{\rm ox}(\phi_{\rm SL}^2 - \phi_{\rm S0}^2)$$

$$- \frac{2}{3} \left(q N_{\rm sub} L_{\rm D} \sqrt{2} \right) \left[\left\{ \beta(\phi_{\rm SL} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} - \left\{ \beta(\phi_{\rm S0} - V_{\rm bs}) - 1 \right\}^{\frac{3}{2}} \right]$$

$$+ \left(q N_{\rm sub} L_{\rm D} \sqrt{2} \right) \left[\left\{ \beta(\phi_{\rm SL} - V_{\rm bs}) - 1 \right\}^{\frac{1}{2}} - \left\{ \beta(\phi_{\rm S0} - V_{\rm bs}) - 1 \right\}^{\frac{1}{2}} \right]$$
(23)

The above mentioned approximations justify also that the mobility μ is independent of y. The constant mobility along the channel has been estimated to cause a few % of inaccuracy, which is not severe in comparison with other approximations.

By approximating

$$\phi_{\rm S0} = 2\Phi_{\rm B} \tag{24}$$

$$\phi_{\rm SL} = 2\Phi_{\rm B} + V_{\rm ds} \tag{25}$$

in the above equation, the well-known description

$$I_{\rm ds} = \frac{W_{\rm eff}}{L_{\rm eff}} \mu C_{\rm ox} \left[(V_{\rm G}' - V_{\rm th}) V_{\rm ds} - \left(\frac{1}{2} + \frac{\sqrt{2\epsilon_{\rm Si}qN_{\rm sub}}}{4C_{\rm ox}\sqrt{2\Phi_{\rm B}}}\right) V_{\rm ds}^2 \right]$$
(26)

$$V_{\rm th} = V_{\rm fbc} + 2\Phi_{\rm B} + \frac{\sqrt{2\epsilon_{\rm Si}qN_{\rm sub}}}{2C_{\rm ox}}\sqrt{2\Phi_{\rm B}}$$
(27)

is derived for the long-channel case. The above mentioned approximation for the surface potentials is equivalent to the drift approximation.

One remaining problem is the gradual-channel approximation, employed to derive close-form descriptions, which limits the validity of the description only for the non-saturating condition. As V_{ds} is increased, the pinch-off region appears in the channel. However, no information is derived from the description about the position where the gradual-channel approximation finishes and where the pinch-off starts. The I_{ds} description is extended to the saturation condition by introducing rapid increase of the surface potential in the pinch-off region. The modeling is explained in the channel-length modulation section.

4 Threshold Voltage

In principle the drift-diffusion approximation requires no threshold voltage $V_{\rm th}$ for describing device performances, but device parameters such as the oxide thickness $T_{\rm ox}$ and $N_{\rm sub}$ determine the subthreshold characteristics automatically. However, measured $V_{\rm th}$ suffers from undesired phenomena such as shortchannel effects, causing $V_{\rm th}$ shift of short-channel transistors from long-channel transistors. This $V_{\rm th}$ rolloff is very much dependent on technology applied. Therefore HiSIM derives technological informations from the $V_{\rm th}$ reduction ($\Delta V_{\rm th}$), which are relevant for modeling device characteristics. The modeled $\Delta V_{\rm th}$ is incorporated in the $\phi_{\rm S}$ iteration as can be seen in Eq. (12). The $\Delta V_{\rm th}$ consists of two effects:

- (I) the short-channel effect: $\Delta V_{\text{th,SC}}$
- (II) the reverse short-channel effect: $\Delta V_{\text{th,R}}$ and $\Delta V_{\text{th,P}}$

Contributions of these two components $(\Delta V_{\rm th} = \Delta V_{\rm th,SC} + \Delta V_{\rm th,R} \text{ (or } \Delta V_{\rm th,P}))$ are schematically shown in Fig. 4.



Fig. 4: Schematic contributions of the short-channel and the reverse-short channel effect on $V_{\rm th}$.

4.1 (I) Short-Channel Effects

As for the short-channel effects four important phenomena are observed: (i) reduction of $V_{\rm th}$ for reduced $L_{\rm gate}$, (ii) the $V_{\rm th}$ dependence on $V_{\rm ds}$, (iii) reduction of the body effect, (iv) increase of the subthreshold swing, normally not obvious for normal case. All these phenomena are caused by the lateral-electric-field

contribution even at threshold condition. Thus $\Delta V_{\text{th,SC}}$ can be written as a function of the lateral electric field E_y by applying the Gauss law. A parabolic potential distribution along the channel is approximated, which results in the position independent gradient of the lateral electric field $\frac{dE_y}{du}$ [6]

$$\Delta V_{\rm th,SC} = \frac{\epsilon_{\rm Si}}{C_{\rm ox}} W_{\rm d} \frac{dE_y}{dy} \tag{28}$$

where $W_{\rm d}$ is the depletion-layer thickness written

$$W_{\rm d} = \sqrt{\frac{2\epsilon_{\rm Si}2\Phi_{\rm B}}{qN_{\rm sub}}}.$$
(29)

 $\frac{dE_y}{dy}$ is described with model parameters

$$\frac{dE_y}{dy} = \frac{2(V_{\rm bi} - 2\Phi_{\rm B})}{PARL1(L_{\rm gate} - PARL2)^2} \left(SC1 + SC2 \times V_{\rm ds} + SC3 \times \frac{2\Phi_{\rm B}}{L_{\rm gate}}\right)$$
(30)

where the default value of PARL1 is unity, and PARL2 represents the depletion width of the junction into the channel. SC3 is a correction of the charge-sheet approximation expected to be small.

4.2 (II) Reverse-Short-Channel Effects

The origin of the reverse-short-channel effect is categorized into two groups:

- (i) Impurity inhomogeneity in the vertical direction (obvious in the retrograded implantation): $\Delta V_{\text{th,R}}$
- (ii) Impurity inhomogeneity in the lateral direction (obvious in the pocket implantation): $\Delta V_{\text{th},P}$

(i) Impurity inhomogeneity in the vertical direction (This is excluded in HiSIM1.0.)

The substrate impurity pileup at the surface near the source/drain contact is the cause [7]. The impurity profile $N_{\text{sub}}(x)$ was modeled by a linear function of the depth x to allow its easy extraction. With the depletion charge Q_{dep} the V_{th} shift from the long-channel transistor is written [8, 9]

$$\Delta V_{\rm th,R} = \frac{Q_{\rm dep}}{C_{\rm ox}} - \frac{Q_{\rm dep}(\rm long)}{C_{\rm ox}}$$
(31)

$$Q_{\rm dep} = q \int_0^{W_{\rm d}} N_{\rm sub}(x) dx \tag{32}$$

The impurity profiles are dependent on L_{gate} , which are extracted from measured $V_{\text{th}}-\sqrt{2\Phi_{\text{B}}-V_{\text{bs}}}$ characteristics as demonstrated in Fig. 5. Here $2\Phi_{\text{B}}$ is the surface potential at threshold condition. Since non-homogeneous impurity profile does not allow to describe W_{d} analytically, Eq. (32) has to be solved numerically. The gradient of $N_{\text{sub}}(x)$ and its intersect at x = 0 are determined to reproduce measured



Fig. 5: Simulated $V_{\rm th}$ - $\sqrt{\phi_{\rm S} - V_{\rm bs}}$ characteristics. The gradient and the intersect are dependent on the $N_{\rm sub}(x)$ profile.



Fig. 6: Symbols are the impurity profiles used for the $V_{\rm th}$ simulation shown in Fig. 5. Lines are extracted profiles.

 $V_{\rm th}$ - $\sqrt{\phi_{\rm S} - V_{\rm bs}}$ characteristics. Fig. 6 compares the extracted impurity profile with the 2D process simulation result [10]. Fig. 7 compares simulated and measured $V_{\rm th}$ values as a function of $L_{\rm gate}$. The integrated $Q_{\rm dep}$ represented by a polynomial function of $L_{\rm gate}$ is implemented into circuit simulator to eliminate the integration procedure

$$Q_{dep} = QDEPCC + \frac{QDEPCL}{L_{gate}^{QDEPCS}} + \left(QDEPBC + \frac{QDEPBL}{L_{gate}^{QDEPBS}}\right)\sqrt{2\Phi_{B} - V_{bs}}$$
(33)
$$= \frac{1.0}{0.8} \frac{V_{bs} = -2.0V}{V_{bs} = -1.0V} \frac{V_{bs} = -1.0V}{V_{bs} = 0.1V} \frac{V_{bs} = 0.1V}{V_{bs} = 0.1V} \frac{V_{bs} = 0.1V}{L_{gate}} \frac{V_{bs} = 0.1V}{L_{gat}} \frac{V_{bs} =$$

Fig. 7: Comparison of measured $V_{\rm th}$ (solid symbols) with model results (solid lines).

QDEPCC, QDEPCL, QDEPCS, QDEPBC, QDEPBL, and QDEPBS are final model parameters. The impurity concentration used for the surface-potential calculations is the value at the surface, $N_{\rm sub}(0)$. The reason is that the inversion charge density $Q_{\rm i}$ mostly determines the MOSFET characteristics, and

it distributes only in a few nm in the vertical direction.

(ii) Impurity inhomogeneity in the lateral direction

The pocket-implantation technology causes a drastic inhomogeneity along the channel. Two obvious features are: (1) The $V_{\rm th}$ increase starts even from long $L_{\rm gate}$ and (2) the short-channel effect appears even for long-channel transistors [11]. This is modeled by developing a new concept for the threshold definition. The new definition is based on the idea that the threshold condition is determined by both the inversion carrier density in the non-pocket region and that in the pocket region [12]. The gate voltage inducing certain amount of the total carrier densities in the both regions is determined as $V_{\rm th}$. Two model parameters ($L_{\rm p}$: length of the pocket penetration into the channel; $N_{\rm subp}$: peak of the pocket concentration) are introduced as shown in Fig. 8. The final model equation requires iteration procedure for finding the surface potential value giving the determined threshold condition. To eliminate the iteration for circuit simulation a simplification of the model is undertaken keeping the developed concept [13]. The resulting description for the $V_{\rm th}$ shift with the pocket implantation is:

$$\Delta V_{\rm th,P} = (V_{\rm th,R} - V_{\rm th0}) \times \frac{\epsilon_{\rm Si}}{C_{\rm ox}} W_{\rm d} \frac{dE_{y,P}}{dy}$$
(34)

$$V_{\rm th,R} = V_{\rm fbc} + 2\Phi_{\rm B} + \frac{\sqrt{2qN_{\rm sub}\epsilon_{\rm Si}(2\Phi_{\rm B} - V_{\rm bs})}}{C_{\rm ox}}$$
(35)

$$V_{\rm th0} = V_{\rm fbc} + 2\Phi_{\rm B} + \frac{\sqrt{2qN_{\rm subc}\epsilon_{\rm Si}(2\Phi_{\rm B} - V_{\rm bs})}}{C_{\rm crr}}$$
(36)

$$\frac{dE_{y,P}}{dy} = \frac{2(V_{\rm bi} - 2\Phi_{\rm B})}{PARL1 \times L_{\rm p}^2} \left(SCP1 + SCP2 \times V_{\rm ds} + SCP3 \frac{2\Phi_{\rm B}}{L_{\rm p}}\right)$$
(37)



0.38 mesurement 0 0.36 model simplified model 0.34 \geq 0.32 0.28 \cap 0.26 0.24 0.1 10 $L_{\text{gate}}[\mu m]$

Fig. 8: The dashed curves are simulated impurity profiles by the 2D-process simulator TSUPREM at various depths. Extracted pocket profile with the model is depicted by a solid line.

Fig. 9: Comparison of $V_{\rm th}$ as a function of $L_{\rm gate}$ among measurements and two model results.

With the simplified equation, $L_{\rm p}$ and $N_{\rm subp}$ are coupled each other. For the parameter extraction, therefore, a separate program with the complete equation including the iteration is used.

Here $N_{\rm sub}$ is replaced to the averaged impurity concentration in the channel

$$N_{\rm sub} = \frac{N_{\rm subc}(L_{\rm eff} - L_{\rm p}) + N_{\rm subp}L_{\rm p}}{L_{\rm eff}}$$
(38)

 $V_{\rm th,R}$ and $V_{\rm th0}$ are the threshold voltage for the pocket implanted case and that without the pocket, respectively. Fig. 9 compares the $V_{\rm th}$ - $L_{\rm gate}$ characteristics of the exact model and the simplified model with average $N_{\rm sub}$. The derivation of the $V_{\rm th}$ equation is valid approximately for $N_{\rm subp} \leq 3 \times N_{\rm subc}$ [13]. Beyond the $N_{\rm subp} > 3 \times N_{\rm subc}$ limit, extracted $N_{\rm subp}$ and $L_{\rm p}$ may lose their reliabilities.

5 Poly-Depletion Effect

Depletion in the gate poly-Si occurs due to the low impurity-concentration region at the gate-oxide. However, the concentration is much higher than that in the substrate. Therefore the depletion starts after the formulation of the inversion layer in the substrate as shown in Fig. 10. Here one model parameter, namely impurity concentration in the gate poly-Si (N_{pg}) , is introduced. The Poisson equation has to be solved in the substrate and in the gate poly-Si simultaneously by iteration [14]

$$V'_{\rm G} - \phi_{\rm S} - \phi_{\rm Spg} = -\frac{Q_{\rm SP}}{C_{\rm ox}} = \frac{\epsilon_{\rm Si} E_{\rm Si}}{C_{\rm ox}}$$
(39)

where $E_{\rm Si}$ is the vertical electric field at the substrate surface. The electric field in the poly-Si at the gate oxide ($E_{\rm pg}$) is written

$$E_{\rm pg} = q N_{\rm pg} L_{\rm D,pg} \sqrt{2} \left[\left\{ \exp(-\beta \phi_{\rm Spg}) + \beta \phi_{\rm Spg} - 1 \right\} + \frac{n_{\rm p0,pg}}{p_{\rm p0,pg}} \left\{ \exp(\beta \phi_{\rm Spg}) - \beta \phi_{\rm Spg} - 1 \right\} \right]^{\frac{1}{2}}$$
(40)

where $L_{D,pg}$, $n_{p0,pg}$ and $p_{p0,pg}$ are the Debye length, the intrinsic carrier concentration for electrons and for holes in the poly-Si, respectively. However, it can be approximated that ϕ_{Spg} never enter the inversion condition under the normal operation condition, and thus the equation is simplified

$$\epsilon_{\rm ox} E_{\rm pg} = q N_{\rm pg} L_{\rm D,pg} \sqrt{2} (\beta \phi_{\rm Spg} - 1)^{\frac{1}{2}}$$

$$\tag{41}$$

Eqs. (39) and (41) are solved iteratively under the condition of $E_{\rm Si} = E_{\rm pg}$. Fig. 10 shows calculation result of $\phi_{\rm Spg}$ together with $\phi_{\rm S0}$ as a function of $V_{\rm gs}$.

To eliminate the iteration procedure for circuit simulation the calculated ϕ_{Spg} as a function of V_{gs} is described by a simple formula, and is included in the ΔV_{th} as the potential drop of V_{gs}

$$\phi_{\rm Spg} = PGD1 \times \exp(V_{\rm gs} - PGD2 - PGD3 \times V_{\rm ds}) \tag{42}$$



Fig. 10: Simulated surface potential at the source side ($\phi_{\rm S0}$) as a function of $V_{\rm gs}$. The poly-depletion potential is also shown for two doping concentrations in the poly-Si, $N_{\rm pg}$.

where PGD1 describes the strength of the poly-depletion, PGD2 is the threshold voltage of the polydepletion, and PGD3 is introduced to take into account the weakened depletion for large V_{ds} .

6 Quantum-Mechanical Effect

The main phenomenon of the quantum-mechanical effect is the repulsion of the carrier-density peak into the substrate away from the surface. This can be described phenomenologically by increase of the effective-oxide thickness $T_{\text{ox,eff}}$. Two major approximations are introduced to derive a simple description: A triangular potential perpendicular to the channel and carriers occupation only in the lowest energy level. Resulting effective oxide thickness $T_{\text{ox,eff}}$ is written [15, 16]

$$T_{\rm ox,eff} = T_{\rm ox} + \Delta T_{\rm ox}$$

= $T_{\rm ox} + QEALP \left(Q_{\rm b} + \frac{11}{32}Q_{\rm i}\right)^{-\frac{1}{3}}$ (43)
$$QEALP = \left(\frac{48\pi m_{\rm e}q}{\epsilon_{\rm Si}\hbar^2}\right)^{-\frac{1}{3}} = 3.5 \times 10^{-10} (\rm C\,cm)^{\frac{1}{3}}$$

The coefficient QEALP, originally calculated quantum mechanically under the above mentioned approximations, is treated as a fitting parameter here. From measured C_{gate} - V_{gs} characteristics QEALP is extracted (e.g. Fig. 11). The extraction is performed at $V_{\text{ds}} = 0$, resulting in position independent Q_{b} and Q_{i} . However, as can be seen from the above $T_{\text{ox,eff}}$ equation, Q_{b} and Q_{i} are required to estimate $T_{\text{ox,eff}}$, and the Q_{b} and Q_{i} calculation requires $T_{\text{ox,eff}}$ previously. Therefore the extraction procedure has to be done iteratively. From the calculated ΔT_{ox} - V_{gs} characteristics shown in Fig. 12, it is seen that ΔT_{ox} can be described by a simple equation

$$\Delta T_{\rm ox} = a(V_{\rm gs} - V_{\rm th} - b)^2 + c \tag{44}$$

where a, b, and c are parameters and

$$V_{\rm th} = 2\Phi_{\rm B} + V_{\rm fbc} + \frac{T_{\rm ox} + \Delta T_{\rm ox}}{\epsilon_{\rm ox}} q N_{\rm sub} W_{\rm d}$$

$$\tag{45}$$

Here the $V_{\rm th}$ calculation requires again $\Delta T_{\rm ox}$ previously. By substituting Eq. (45) into Eq. (44), $\Delta T_{\rm ox}$ is obtained analytically after some simplifications

$$\Delta T_{\rm ox} = a(V_{\rm gs} - V_{\rm th}(T_{\rm ox,eff} = T_{\rm ox}) - b)^2 + \delta \tag{46}$$

Final description implemented into HiSIM is:

$$T_{\rm ox,eff} = T_{\rm ox} + \Delta T_{\rm ox} \tag{47}$$

$$\Delta T_{\rm ox} = QME1(V_{\rm gs} - V_{\rm th}(T_{\rm ox,eff} = T_{\rm ox}) - QME2)^2 + QME3$$
(48)

where QME1, QME2, and QME3 are model parameters.



Fig. 11: Comparison of measured C-V characteristics with simulation results by different models.



Fig. 12: Calculated $T_{\rm ox}$ increase by the quantum mechanical effect. The solid line shows model results and symbols are exact calculation results by solving the Poisson equation and the Schrödinger equation simultaneously.

7 Mobility Model

The low-field mobility is described by the following expression with three independent scattering mechanisms [17]:

$$\frac{1}{\mu_0} = \frac{1}{\mu_{\rm CB}} + \frac{1}{\mu_{\rm PH}} + \frac{1}{\mu_{\rm SR}} \tag{49}$$

$$\mu_{\rm CB}(\rm Coulomb) = MUECB0 + MUECB1 \frac{Q_{\rm i}}{q \times 10^{11}}$$
(50)

$$\mu_{\rm PH}(\rm phonon) = \frac{MUEPH1}{(T/300\rm K)^{MUETMP} \times E_{\rm eff}^{MUEPH0}}$$
(51)

$$\mu_{\rm SR}(\text{surface roughness}) = \frac{MUESR1}{E_{\rm eff}^{MUESR0}}$$
(52)

where E_{eff} is the effective field normal to the surface written

$$E_{\rm eff} = \frac{1}{\epsilon_{\rm Si}} (NDEP \times Q_{\rm b}(V_{\rm ds} = VDS0) + NINV \times Q_{\rm i}(V_{\rm ds} = VDS0))$$
(53)

Though $Q_{\rm b}$ and $Q_{\rm i}$ are position dependent, the dependencies can be ignored under the low-field condition with small $V_{\rm ds}$ (= VDS0 = 50mV).

The mobility universality preserves following conditions [18, 19]:

$$MUEPH0 \simeq 0.3 \tag{54}$$

$$MUESR0 = 2.0\tag{55}$$

$$NDEP = 1.0\tag{56}$$

$$NINV = 0.5 \tag{57}$$

which are independent of technology variations. Thus, MUECB0, MUECB1, MUEPH1, MUESR1 are remaining as fitting parameters extracted [20]. The charge-sheet approximation may disturb the universality for reduced L_{gate} even small V_{ds} . A parameter NINVD is introduced for such case, taking into account the thickness of the inversion layer

$$NINV = NINV - NINVD \times V_{\rm ds} \tag{58}$$

The high-field mobility is modeled as [21]

$$\mu = \frac{\mu_0}{\left(1 + \left(\frac{\mu_0 E_y}{VMAX}\right)^{BB}\right)^{\frac{1}{BB}}}$$
(59)

where the maximum velocity VMAX is temperature dependent described as

$$VMAX = VMAX/(1.8 + 0.4(T/300K) + 0.1(T/300K)^2)$$
(60)

and *BB* is usually fixed to 2, and should be an even number to secure the symmetry for device characteristics at $V_{\rm ds} = 0$ [22]. E_y is derived from calculated $\phi_{\rm S}$ value. The maximum of *VMAX* should be the maximum electron-saturation velocity ($\simeq 1 \times 10^7 \text{ cm/s}$). However, the value exceeds with reduced $L_{\rm gate}$. This velocity overshoot is included in the following manner

$$VMAX = VMAX/(1.0 - VOVER/(L_{gate}^{VOVERP}))$$
(61)

To include the resistance caused by the potential barrier of the pocket at the drain for small $V_{\rm ds}$ under the strong inversion condition as demonstrated in Fig. 13, modification of $I_{\rm ds}$ is done empirically with four model parameters:

$$I_{\rm ds} = \frac{I_{\rm ds}}{1 + \frac{R_{\rm b}}{V_{\rm ds}} (I_{\rm ds})^{RPOCP1}}$$
(62)

$$\frac{R_{\rm b}}{V_{\rm ds}} = \frac{RPOCK1}{(V_{\rm ds,eff} + RPOCK2)^2} \frac{(L_{\rm eff})^{RPOCP2}}{W_{\rm eff}}$$
(63)

This modification is not required for conventional MOSFETs, but become important for the pocket technology.



Fig. 13: Simulated surface potential distribution along the channel simulated by 2D simulator.

8 Channel-Length Modulation

The gradual-channel approximation is applied to derive analytical equations for describing device characteristics. However, this approximation is not valid for large $V_{\rm ds}$ causing pinch-off condition in the channel. Without taking into account the condition, calculated channel conductance $g_{\rm ds}$ enters abruptly into the saturation condition. To model the pinch-off phenomenon we follow the conventional method of modeling the pinch-off region (ΔL) separately from the rest of the channel as depicted in Fig. 14 [23].



Fig. 14: Schematics showing correlations among physical quantities in the pinch-off region.

The position y = 0' corresponds to the end of the gradual-channel approximation, where the surface potential is ϕ_{SL} . The length from y = 0' to the drain contact is ΔL . The surface potential at the drain junction is $\phi_S(\Delta L)$. After integrating the Poisson equation in the ΔL region by ignoring the vertical electric field E_x , we obtain [24]

$$\Delta L = \epsilon_{\rm Si} \times \frac{E_{\rm D} - E_{\rm C}}{q N_{\rm sub} + Q_{\rm i} / W_{\rm d}}$$
(64)

where

$$E_{\rm D}^2 = E_{\rm C}^2 + \frac{2qN_{\rm sub}}{\epsilon_{\rm Si}}(\phi_{\rm S}(\Delta L) - \phi_{\rm SL})$$
(65)

and $E_{\rm C}$ is the electric field at y = 0'.

The gradual-channel approximation is valid at y = 0', which leads to

$$E_{\rm C} = \frac{IDD}{\beta (L_{\rm gate} - \Delta L)Q_{\rm i}} \tag{66}$$

Though $E_{\rm C}$ includes originally ΔL , it is neglected to simplify the descriptions as

$$E_{\rm C} = \frac{IDD}{\beta L_{\rm gate} Q_{\rm i}} \tag{67}$$

This simplification is not severe, because the contribution of $E_{\rm C}$ on determining ΔL itself is not large. For simple parameter extraction $Q_{\rm i}$ at the source side is applied. The final potential value at the end of the channel ($\phi_{\rm S}(\Delta L)$) lies between $\phi_{\rm SL}$ and $\phi_{\rm S0} + V_{\rm ds}$. This value is dependent on the junction profile between the channel and the drain contact. This dependence is modeled with the parameter *CLM*1 as

$$\phi_{\rm S}(\Delta L) = (1 - CLM1)\phi_{\rm SL} + CLM1(\phi_{\rm S0} + V_{\rm ds})$$
(68)

where CLM1 represents the hardness of the junction and must be $0 \leq CLM1 \leq 1$. CLM1 = 1 means that the contact profile is abrupt and all potential increase occurs in ΔL , whereas CLM1 = 0 corresponds to the opposite condition and $\Delta L = 0$. Since the velocity and the intrinsic-charge concentration together determine the current in the channel, the exact inversion charge Q_i in the pinch-off region is hardly known. Therefore we introduce two fitting parameters CLM2 and CLM3 to counterbalance two contributions Q_b (= $qN_{sub} \times W_d$) and Q_i . The final description is

$$\Delta L = \epsilon_{\rm Si} (E_{\rm D} - E_{\rm C}) / (CLM2 \times Q_{\rm b} + CLM3 \times Q_{\rm i})$$
(69)

Though ΔL is determined mostly by $\phi_{\rm S}(\Delta L)$, the combination between CLM2 and CLM3 gives influence on the C_{Q_y} capacitance described in the Section 12.

9 Narrow-Channel Effects

9.1 Threshold Voltage

The shallow-trench-isolation technology induces the $V_{\rm th}$ reduction for reduced channel width ($W_{\rm gate}$). This phenomenon is modeled by the inclusion of the edge-fringing capacitances $C_{\rm ef}$ at the edge of the trench [25]

$$\Delta V_{\rm th,W} = \left(\frac{1}{C_{\rm ox}} - \frac{1}{C_{\rm ox} + 2C_{\rm ef}/(L_{\rm eff}W_{\rm eff})}\right) q N_{\rm sub} W_{\rm d} \tag{70}$$

where

$$C_{\rm ef} = \frac{2\epsilon_{\rm ox}}{\pi} L_{\rm eff} \ln\left(\frac{2T_{\rm fox}}{T_{\rm ox}}\right) = \frac{WFC}{2} \times L_{\rm eff}$$
(71)

where T_{fox} is the thickness of the field oxide of the trench edge, and WFC is the reduced model parameter. The final ΔV_{th} in Eq. (12) is

$$\Delta V_{\rm th} = \Delta V_{\rm th,SC} + \Delta V_{\rm th,R} + \Delta V_{\rm th,P} + \Delta V_{\rm th,W} - \phi_{\rm Spg}$$
(72)

9.2 Mobility Reduction

It is known that the trench isolation induces mechanical stress in the channel, which results in the degradation of the mobility [26]. This is implemented with one model parameters MUEPH2 as

$$MUEPH1 = MUEPH1 + MUEPH2 \times \log(W_{gate})$$
(73)

where

$$\log(W_{\text{gate}}) \ge W0 \tag{74}$$

The model parameter $\exp(W0)$ determines the minimum channel width to be considered.

Sometimes I_{ds} - W_{gate} characteristics show not monotonously decreasing feature but increase for narrower W_{gate} values. This is mostly caused by the contribution of leakage current described in the next subsection.

9.3 Leakage Transistor: Hump in I_{ds}

The shallow trench isolation induces also undesired hump in the I_{ds} - V_{gs} characteristics of the subthreshold region as demonstrated in Fig. 15. This is due to the high electric field caused at the edge of the trench. At the edge the impurity concentration as well as the oxide thickness are different from the width middle. Therefore the surface potential values are expected to be different from the middle of the width. V_{th} of the leakage current is lower than that of the main current, and thus only the subthreshold characteristics are important for modeling. Therefore the surface potential can be derived analytically as [27]

$$\phi_{\mathrm{S,STI}} = V_{\mathrm{gs,STI}}' + \frac{\epsilon_{\mathrm{Si}}Q_{\mathrm{N,STI}}}{C_{\mathrm{ox}}'^{2}} \left[1 - \sqrt{1 + \frac{2C_{\mathrm{ox}}'^{2}}{\epsilon_{\mathrm{Si}}Q_{\mathrm{N,STI}}} \left(V_{\mathrm{gs,STI}}' - \frac{1}{\beta}\right)} \right]$$
(75)

where

$$V'_{\rm gs,STI} = V_{\rm gs} - V_{\rm fb} + V_{\rm th} \times WVTHSC$$
(76)

This is based on the idea that the current in the subthreshold region is governed only by the diffusion term. The carrier concentration $Q_{N,STI}$ is calculated analytically by the Poisson equation with the substrate-impurity concentration N_{STI} different from N_{subc} and N_{subp} . Here the parameter WVTHSC is introduced to distinguish the short-channel threshold characteristics of the edge from the intrinsic part. The final leakage current equation is

$$I_{\rm ds,STI} = 2 \times \frac{W_{\rm STI}}{L_{\rm eff}} \mu \frac{Q_{\rm N,STI}}{\beta} \left[1 - \exp(-\beta V_{\rm ds}) \right]$$
(77)

where W_{STI} determines the width of the high-field region. Calculated $I_{\text{ds,STI}}$ is compared in Fig. 15 with measurements.



Fig. 15: Comparison of measured $I_{\rm ds}$ - $V_{\rm gs}$ (solid circles) and simulated results (lines).

10 Temperature Dependence

Temperature dependence is included automatically in the surface potentials with β . Additionally the bandgap, determination of the intrinsic carrier concentration, and the carrier mobility are also temperature dependent. The temperature dependence of the bandgap determines the temperature dependence of $V_{\rm th}$ [28]

$$E_{\rm g} = 1.1785 - BGTMP1 \times T - BGTMP2 \times T \times T \tag{78}$$

$$N_{\rm in} = N_{\rm in0} \times T^{1.5} \exp\left(\frac{E_{\rm g}}{2q}\beta\right) \tag{79}$$

Whereas the temperature dependence of the mobility determines the temperature dependence of the I_{ds} - V_{ds} characteristics under the on-current condition consists of two contributions [21]:

$$\mu_{\rm PH}(\rm phonon) = \frac{MUEPH1}{(T/300\rm K)^{MUETMP} \times E_{\rm eff}^{MUEPH0}}$$
(80)

$$VMAX = VMAX/(1.8 + 0.4(T/300K) + 0.1(T/300K)^2)$$
(81)

11 Source/Drain Resistance

The source and the drain resistances $R_{\rm s}$ and $R_{\rm d}$ are considered by voltage drops on each terminal as:

$$V_{\rm gs,eff} = V_{\rm gs} - I_{\rm ds} / W_{\rm eff} R_{\rm s} \tag{82}$$

$$V_{\rm ds,eff} = V_{\rm ds} - I_{\rm ds} / W_{\rm eff} (R_{\rm s} + R_{\rm d})$$

$$\tag{83}$$

$$V_{\rm bs,eff} = V_{\rm bs} - I_{\rm ds} / W_{\rm eff} R_{\rm s} \tag{84}$$

These voltage drops are calculated iteratively for given voltages to keep consistency among all device performances. However, $R_{\rm s}$ and $R_{\rm d}$ can be also treated as extrinsic resistances, and can be included in the equivalent circuit.

12 Capacitances

12.1 Intrinsic Capacitances

Intrinsic capacitances are derivatives of the node charges determined as

$$C_{jk} = \delta \frac{\partial Q_j}{\partial V_k}$$

$$j \neq k : \qquad \delta = -1$$

$$j = k : \qquad \delta = 1$$
(85)

HiSIM derives analytical solutions of all 9 independent intrinsic capacitances from the charges given in Eqs. (1)-(5) explicitly with the surface potentials. Therefore there is no extra model parameters for the capacitances for HiSIM1.0.

The lateral electric field along the channel induces a capacitance C_{Q_y} which significantly affects the gate capacitance under the saturation [29]. The induced charge associated with C_{Q_y} is described with the surface potential values as

$$Q_y = \epsilon_{\rm Si} L_{\rm eff} W_{\rm d} \frac{\phi_{\rm S0} + V_{\rm ds} - \phi_{\rm S}(\Delta L)}{x_{Q_y}} - E_{\rm C}$$

$$\tag{86}$$

introducing x_{Q_y} , a parameter determining the maximum field at the channel/drain junction independent of L_{gate} . Under the saturation condition, C_{Q_y} dominates the gate-drain capacitance C_{gd} . This effect is more visibly observed as the gate-length reduces. Therefore in C_{gd} modeling, C_{Q_y} is added to the conventional components as depicted in Fig. 16 instead of inner-fringing field effects as conventionally applied [30].



Fig. 16: Modeling gate-drain capacitance with C_{Q_y} added to the conventional components.

12.2 Overlap Capacitances

The overlap capacitances are modeled as the extension of the channel-length-modulation model [24]. Therefore the surface potential at the drain $\phi_{\rm S}(\Delta L)$ influences at the same time on the capacitance values. The further potential increase of $\phi_{\rm S}(y)$ from $\phi_{\rm S}(\Delta L)$ to $\phi_{\rm S0} + V_{\rm ds}$ is modeled by two different approximations:

(i) Approximate the lateral impurity profile of the drain contact by a polynomial function of y

(ii) Approximate the linear reduction of the lateral electric field in the overlap region

The final overlap charge at the drain side for the (ii) case are

$$\frac{Q_{\rm god}}{WC_{\rm ox}} = \int_0^{L_{\rm over}} \{V_{\rm gs} - (\phi_{\rm S} - \phi_{\rm S0})\} dy$$
(87)

a) $y_n \leq L_{\text{over}}$

$$\frac{Q_{\text{god}}}{WC_{\text{ox}}} = (V_{\text{gs}} - V_{\text{ds}})L_{\text{over}} - \frac{a}{3}y_n^3$$
(88)

b) $y_n > L_{\text{over}}$

$$\frac{Q_{\text{god}}}{WC_{\text{ox}}} = (V_{\text{gs}} - V_{\text{ds}})L_{\text{over}} - \frac{a}{3}\{(L_{\text{over}} - y_n)^3 + y_n^3\}$$
(89)

where

$$y_n = \left(-\frac{\phi_{\rm S0} + V_{\rm ds} - \phi_{\rm S}(\Delta L)}{a}\right)^{\frac{1}{2}} \tag{90}$$

The overlapped gate charge at the source side is written

$$\frac{Q_{\rm gos}}{WC_{\rm ox}} = V_{\rm gs} \cdot L_{\rm over} \tag{91}$$

where the parameter a determines the steepness of the lateral contact profile. However, the sensitivity of a to the overlap capacitance is small. Therefore it is fixed to -1×10^{11} in HiSIM1.0.

Two cases, (i) and (ii), can be selected by the given flag COOVLP. Both models include no extra model parameters. Only one model parameter is the overlap length (L_{over}) , which consists of XPOLYD, the difference between the real gate-poly length (L_{poly}) and the design length (L_{gate}) , and the overlap length XLD

$$L_{\rm over} = XPOLYD + XLD \tag{92}$$

12.3 Extrinsic Capacitances

The outer fringing capacitance is modeled [31]

$$C_{\rm f} = \frac{\epsilon_{\rm ox}}{\pi/2} W_{\rm gate} \ln \left(1 + \frac{TPOLY}{T_{\rm ox,eff}} \right)$$
(93)

where TPOLY is the gate-poly thickness. This capacitance is bias independent.

13 Substrate Current

The substrate current I_{sub} is generated by the impact ionization in the depletion region at the drain junction (see Fig. 17). Thus I_{sub} is represented

$$I_{\rm sub} = \alpha I_{\rm ds} \Delta L \tag{94}$$

where ΔL is the length where the impact ionization occurs. This ΔL region is not necessarily restricted in the channel, namely the same as ΔL determined in the CLM modeling, but can be extended into the drain region. The coefficient α is the ionization coefficient. α is written as a function of E with fitting parameters A and B

$$\alpha = A \exp\left(-\frac{B}{E_y}\right) \tag{95}$$

Since α is a function of the electric field, and the filed is dependent on the position in the pinch-off region, Eq. (94) has to be integrated along the pinch-off region and beyond

$$I_{\rm sub} = \int_0^{\Delta L} I_{\rm ds} A \exp\left(-\frac{B}{E_y}\right) dy \tag{96}$$



Fig. 17: Schematics of the high field region.

After some simplification we derive the well-known equation [32]

$$I_{\rm sub} = \frac{A}{B} \left(\phi(y) - \phi(0) \right) I_{\rm ds} \exp\left(-\frac{\lambda B}{\phi(y) - \phi(0)} \right)$$
(97)

where

$$\lambda^2 = \frac{\epsilon_{\rm Si} X_{\rm j} T_{\rm ox}}{\epsilon_{\rm ox}} \tag{98}$$

and X_j is the junction depth.

In Eq. (97), $\frac{A}{B}$ is replaced to SUB1, and λB to SUB2, deriving the final equation

$$I_{\rm sub} = SUB1(\phi(y) - \phi(0))I_{\rm ds}\exp\left\{-SUB2/(\phi(y) - \phi(0))\right\}$$
(99)

where the surface potentials $\phi(0)$ and $\phi(y)$ are modeled

$$\phi(0) = SUB3 \times \phi_{\rm SL} \tag{100}$$

$$\phi(y) = \phi_{\rm S0} + V_{\rm ds} \tag{101}$$

The parameter *SUB*3 means that the impact ionization occurs not necessarily beyond the pinch-off point, but can be happen even before the pinch-off.



Fig. 18: Comparison of simulated $I_{\rm sub}$ (lines) with measurement (dotted lines) for a long $L_{\rm gate}$ case.



Fig. 19: Comparison of simulated $I_{\rm sub}$ (lines) with measurement (dotted lines) for a short $L_{\rm gate}$ case with the same model parameter as the long $L_{\rm gate}$ case.

From Fig. 18, 19 it can be concluded that calculated I_{sub} does not reproduce measured data well for L_{gate} of 0.6μ m in the linear region. The reason is that the description is too simple to reproduce measured I_{sub} for all L_{gate} with one model parameter set. Therefore binning is required for the I_{sub} calculation for the HiSIM1.0 version.

14 Gate Current

As for the gate current (I_{gate}) the direct-tunneling mechanism is considered [33]. Since measured I_{gate} show nearly linear L_{gate} dependence, the tunneling is considered to occur in the whole channel length. Thus the final description implemented in HiSIM is

$$I_{\text{gate}} = q \, GLEAK1 \frac{E^2}{E_{\text{g}}^{\frac{1}{2}}} \exp\left(-GLEAK2 \frac{E_{\text{g}}^{\frac{3}{2}}}{E}\right) W_{\text{eff}} L_{\text{eff}}$$
(102)

where

$$E = \frac{V_{\rm G}' - \phi_{\rm S}}{T_{\rm ox}} \tag{103}$$

where

$$\phi_{\rm S} = \frac{\phi_{\rm S0} + \phi_{\rm SL}}{GLEAK3} \tag{104}$$

15 GIDL (Gate-Induced Drain Leakage) Current

The GIDL current is generated at the drain junction under the accumulation condition. The $V_{\rm ds}$ increase induces a very narrow potential well in the drain just under the gate, causing the carrier generation. Therefore the GIDL current is strongly dependent on $V_{\rm ds}$. By reducing $V_{\rm gs}$ further the direct tunneling dominates $I_{\rm GIDL}$, resulting $V_{\rm ds}$ independent. The $V_{\rm ds}$ dependent $I_{\rm GIDL}$ is concentrated here. The generation mechanism is considered to be the direct tunneling

$$I_{\rm GIDL} = \alpha I_{\rm ds} \Delta L \tag{105}$$

The generation occurs only in the ΔL region at the drain. The final equation is

$$I_{\rm GIDL} = q GIDL1 \frac{E^2}{E_{\rm g}^{\frac{1}{2}}} \exp\left(-GIDL2 \frac{E_{\rm g}^{\frac{3}{2}}}{E}\right) W_{\rm eff}$$
(106)

where

$$E = \frac{GIDL3 \times V_{\rm ds} - V_{\rm G}'}{T_{\rm ox}} \tag{107}$$

16 Conservation of Symmetry at $V_{\rm ds} = 0$

HiSIM preserves the symmetry at $V_{ds} = 0$ automatically due to the drift-diffusion approximation as demonstrated in Fig. 20. However, modeling of the short-channel effects induces small asymmetry. To eliminate the asymmetry caused by the artifact of the modeling, the V_{th} modeling has to include the damping of the short-channel effect as V_{ds} approaches zero. This is really observed in 2D simulations. The damping is done by a mathematical function with two parameters: VZADD0 and PZADD0 [34]. These values are fixed, and not necessary to be changed. A result with the damping is shown in Fig. 21 for $L_{gate} = 0.13 \mu m$.

17 MOS-Diode Models

Model equations are taken from BSIM3v3 [35] with minor modifications.





Fig. 20: Symmetry test at $V_{\rm ds}=0$ for $L_{\rm gate}=10\mu{\rm m}$ at $V_{\rm gs}=3{\rm V}.$

Fig. 21: Symmetry test at $V_{\rm ds}=0$ for $L_{\rm gate}=0.13\,\mu{\rm m}$ at $V_{\rm gs}=3{\rm V}.$

18 1/f Noise Model

1/f noise is caused by both the carrier fluctuation and the mobility fluctuation. The final description for the drift-diffusion model is [36]

$$S_{I_{\rm ds}} = \frac{I_{\rm ds}^2 NFTRP}{\beta f L_{\rm eff} W_{\rm eff}} \left(\frac{1}{Q_{\rm i}/q + N^*} + NFALP \times \mu\right)^2 \tag{108}$$

where NFALP and NFTRP are the contribution of the mobility fluctuation and the ratio of trap density to attenuation coefficient, respectively. N^* is written

$$N^* = \frac{C_{\rm ox} + C_{\rm dep} + CIT}{q\beta} \tag{109}$$

where C_{dep} is the depletion capacitance calculated with ϕ_{S} , and *CIT* is the capacitance caused by the interface trapped carriers normally fixed to zero.

19 Model Flags

Following flags are prepared to select required model options.

1. To exclude models:

Short-Channel Effect	SC1 = SC2 = SC3 = 0
Reverse-Short-Channel Effect	LP = 0
Quantum-Mechanical Effect	QME1 = QME2 = QME3 = 0
Poly-Depletion Effect	PGD1 = PGD2 = PGD3 = 0
Channel-Length Modulation	CLM1 = CLM2 = CLM3 = 0
Narrow-Channel Effect	WFC = MUEPH2 = 0

2. Contact resistances $R_{\rm s}$ and $R_{\rm d}$ are included and equations are solved iteratively:

CORSRD = 0: no (default)

$$CORSRD \ge 1$$
: yes

3. Overlap capacitance model is selected as:

COOVLP < 0: constant value

COOVLP = 0: approximating the linear reduction of the field (default)

COOVLP > 0: considering the lateral impurity profile

4. Substrate current I_{sub} is calculated:

COISUB = 0: yes (default)

 $COISUB \ge 1$: no

5. Gate current $I_{\rm gate}$ is calculated:

COIIGS = 0: yes (default)

 $COHGS \geq 1:$ no

6. GIDL current I_{GIDL} is calculated:

COGIDL = 0: yes (default)

 $COGIDL \ge 1$: no

7. 1/f noise $S_{I_{ds}}$ is calculated:

CONOIS = 0: no (default)

 $CONOIS \neq 0$: yes

8. STI leakage current $I_{ds,STI}$ is calculated:

COISTI = 0: no (default)

 $COISTI \neq 0$: yes

20 Summary of Model Parameters

Technological Parameters			
TOX	oxide thickness	m	
XLD	gate-overlap length	m	
XWD	gate-overlap width	m	
XPOLYD	difference between gate-poly and design lengths	m	
TPOLY	height of the gate poly-Si	m	
RS	source-contact resistance	${\rm VA^{-1}m}$	
RD	drain-contact resistance	${\rm VA^{-1}m}$	
NSUBC	substrate-impurity concentration	${\rm cm}^{-3}$	
NSUBP	maximum pocket concentration	$\rm cm^{-3}$	
VFBC	flat-band voltage	V	
LP	pocket penetration length	m	
XQY	distance from drain junction to maximum electric field point	m	

Temperature Dependence

BGTMP1	bandgap narrowing	$eV K^{-1}$
BGTMP2	bandgap narrowing	$eV K^{-2}$

Quantum Effect			
QME1	coefficient for quantum mechanical effect	Vm	
QME2	coefficient for quantum mechanical effect	V	
QME3	coefficient for quantum mechanical effect	m	

Poly Depletion

PGD1	strength of poly depletion	V
PGD2	threshold voltage of poly depletion	V
PGD3	$V_{\rm ds}$ dependence of poly depletion	

Short Channel

PARL1	strength of lateral-electric-field gradient	
PARL2	depletion width of channel/contact junction	m
SC1	short-channel coefficient 1	V^{-1}
SC2	short-channel coefficient 2	V^{-2}
SC3	short-channel coefficient 3	$V^{-2}m$
SCP1	short-channel coefficient 1 for pocket	V^{-1}
SCP2	short-channel coefficient 2 for pocket	V^{-2}
SCP3	short-channel coefficient 3 for pocket	$V^{-2}m$

Narrow Channel			
WFC	threshold voltage reduction	$F cm^{-2}m$	
MUEPH2	mobility reduction		
W0	minimum gate width	$\log(cm)$	
WVTHSC	short-channel effect at the STI edge		
NSTI	substrate-impurity concentration at the SIT edge	$\rm cm^{-3}$	
WSTI	width of the high-field region at STI	m	

Mobility			
VDS0	drain voltage for extracting		
	the low-field mobility $***50$ mV	V	
MUECB0	Coulomb scattering	${\rm cm}^{2}{\rm V}^{-1}{\rm s}^{-1}$	
MUECB1	Coulomb scattering	${\rm cm}^{2}{\rm V}^{-1}{\rm s}^{-1}$	
MUEPH0	phonon scattering *** 0.3	$cm^{2}(Vs)^{-1}(Vcm^{-1})^{MUEPH1}$	
MUEPH1	phonon scattering	—	
MUETMP	temperature dependence of phonon scattering	—	
MUESR0	surface-roughness scattering *** 2.0	$cm^{2}(Vs)^{-1}(Vcm^{-1})^{MUESR1}$	
MUESR1	surface-roughness scattering	—	
NDEP	coefficient of effective-electric field *** 1.0	—	
NINV	coefficient of effective-electric field *** 0.5	—	
NINVD	modification of NINV	V^{-1}	
BB	high-field-mobility degradation *** 2.0	—	
VMAX	maximum saturation velocity	${ m cms^{-1}}$	
VOVER	velocity overshoot effect	cm^{VOVERP}	
VOVERP	L_{gate} dependence of velocity overshoot	—	
RPOCK1	resistance coefficient caused by the potential barrier	$V^2 A^{-RPOCP1} \mu m^{RPOCP2-1}$	
RPOCK2	resistance coefficient caused by the potential barrier	V	
RPOCP1	resistance coefficient caused by the potential barrier	—	
RPOCP2	resistance coefficient caused by the potential barrier	—	

Channel-Length Modulation

	÷	
CLM1	hardness coefficient of channel/contact junction	
CLM2	coefficient for $Q_{\rm B}$ contribution	
CLM3	coefficient for $Q_{\rm I}$ contribution	

Substrate Current

SUB1	substrate current coefficient 1	V^{-1}
SUB2	substrate current coefficient 2	V
SUB3	substrate current coefficient 3	

Gate Current

GLEAK1	gate current coefficient 1	$AV^{-3/2}C^{-1}$
GLEAK2	gate current coefficient 2	$V cm^{-1} V^{-1.5}$
GLEAK3	gate current coefficient 3	

GIDL Current

GIDL1	GIDL current coefficient 1	$AV^{-3/2}C^{-1}m$
GIDL2	GIDL current coefficient 2	$V cm^{-1} V^{-1.5}$
GIDL3	GIDL current coefficient 3	

1/f Noise

NFALP	contribution of the mobility fluctuation	Vs
NFTRP	ratio of trap density to attenuation coefficient	$V^{-1} cm^{-2}$
CIT	capacitance caused by the interface trapped carriers	$ m Fcm^{-2}$

Conservation of the Symmetry at $V_{\rm ds} = 0$ for Short-Channel MOSFETs

VZADD0	symmetry conservation coefficient	V
PZADD0	symmetry conservation coefficient	V

parameter	unit	min	max	default	remarks
TOX	[m]			5n	
XLD	m	0	50n	0.0	
XWD	[m]	0	100n	0.0	
XOY	[m]	ů ů	50n	0.0	
	[m]	0	5011	0.0	
	[111]			0.0	
IPOLY		1.0.1016	1.0.1019	0.0	
NSUBC		1.0×10^{10}	1.0×10^{10}	1.0×10^{11}	
VFBC		-1.2	-0.8	-1.0	
LP	[m]	1n	300n	15n	
NSUBP	$[cm^{-3}]$	1.0×10^{17}	1.0×10^{20}	1×10^{17}	
SCP1	$[V^{-1}]$	0	200	0.0	
SCP2	$[V^{-2}]$	0	200	0.0	
SCP3	$[V^{-2}m]$	0	1m	0.0	
PARL1	[]	0.8	1.0	1.0	
PARL2	[m]	0	50n	0.0	
SC1	$[V^{-1}]$	0	200	0.0	
$\int \frac{SC1}{SC2}$	$\begin{bmatrix} V \\ V^{-2} \end{bmatrix}$		200	0.0	
	$\begin{bmatrix} \mathbf{v} \end{bmatrix}$		1	0.0	
	$\begin{bmatrix} \mathbf{v} & \mathbf{III} \end{bmatrix}$	U	1111	0.0	
	$\begin{bmatrix} \mathbf{\Gamma} & \mathbf{C} \mathbf{M} & -\mathbf{M} \end{bmatrix}$			0.0	
WO	[log(cm)]			0.0	
QME1	[V m]			40p	
QME2	[V]			300p	
QME3	[m]			0.0	
PGD1	[V]	0	20m	10m	
PGD2	[V]	0	1.0	1.0	
PGD3	[]	0	1.0	0.8	
RS	$[VA^{-1}]$	0	100μ	80μ	
RD	$\left[VA^{-1}\right]$	0	100μ	80μ	
RPOCK1	$\left[V^2 A^{-RPOCP1} \mu m^{RPOCP2-1} \right]$	0	11	, 10m	
RPOCK2	[V]	0	500m	100m	
RPOCP1	[]	ů ů	5	1	
RPOCP2	[]	ů ů	5	0.5	
RGTMP1	$\begin{bmatrix} 0 \\ 0 \end{bmatrix} \begin{bmatrix} 0 \\ 0 \end{bmatrix} \begin{bmatrix} 0 \\ 0 \end{bmatrix}$	0		00.25//	fixed
BCTMP	$\begin{bmatrix} 0 & \mathbf{K} \end{bmatrix}$	5.0	5.0	$\frac{30.25\mu}{100\nu}$	lixed
	$\begin{bmatrix} \mathbf{e} \mathbf{v} \mathbf{K} \end{bmatrix}$	-5μ	100 MEC	7MEC	
	$\begin{bmatrix} \text{CIII S} \end{bmatrix}$		100MEG	AMEG	
MUECBO	$\begin{bmatrix} cm^2 V & s \end{bmatrix}$	1.0		300	
MUECBI	$[\text{cm}^2 \text{V}^{-1} \text{s}^{-1}]$	1.0		30	
MUEPH0	$[\text{cm}^2 \text{V}^{-1} \text{s}^{-1} (\text{V} \text{cm}^{-1})^{M U L F H 1}]$:	$300\mathrm{m}$	fixed
MUEPH1		100	1MEG	25K	
MUEPH2		0	100K	0.0	
MUETMP		1.0	2.0	1.5	
MUESR0	$[\mathrm{cm}^{2}\mathrm{V}^{-1}\mathrm{s}^{-1}(\mathrm{V}\mathrm{cm}^{-1})^{MUESR1}]$	1.0	2.0	2.0	
MUESR1	[]	10T	1.0×10^{17}	2.0×10^{15}	
NDEP	[]			1.0	fixed
NINV	[]			0.5	fixed
NINVD	$[V^{-1}]$	0	20m	1n	
BB	[]			2.0	fixed
VOVER	[]	0	500m	10m	
VOVERP	[]	0	500m	100m	
CLM1	jj	0.5	1.0	700m	
CLM2	[]	1	2	2	
CLM3	[]	1	5	1.0	
SUB1	[V ⁻¹]		-	10	
SUB2				$\frac{-0}{20}$	
SUB3				0.8	
	LJ	1	I	0.0	11

21 Default and Limit of the Parameter Values

parameter	unit	min	max	default	remarks
GIDL1	$[AV^{-3/2}C^{-1}m]$			5u	
GIDL2	$[V cm^{-1} V^{-1.5}]$			1MEG	
GIDL3	[—]			300m	
GLEAK1	$[AV^{-3/2}C^{-1}]$			10K	
GLEAK2	$[V cm^{-1} V^{-1.5}]$			20MEG	
GLEAK3	[—]			300m	
WVTHSC	[—]			0.0	
NSTI	$[cm^{-3}]$			1.0×10^{17}	
WSTI	[m]			0.0	
VZADD0	[V]			10m	fixed
PZADD0	[V]			5m	fixed
VDS0	[V]			50m	fixed
NFALP	[Vs]			1.0×10^{-16}	
NFTRP	$[V^{-1}cm^{-2}]$			10G	
CIT	$[\mathrm{Fcm^{-2}}]$			0.0	

22 Parameter-Extraction Procedure

STEP	DUT	SETUP	INPUT	OUT	TRANSFORM	EXTRACTION	extr. region	remarks
i) Rough extraction with Vth								
1	Vth	Vth_Vb	Lgate	Vth	Vth_sim	VFBC,NSUBC	long	(0)
			VB					
		37/1 371	, VD	3743	37/1	NOUDD		
2		Vtn_VD Vth Vd	Lgate VB	Vth	Vtn_sim	NSUBP	middle	
		v chi_v d	VD					
3		Vth_Vb	Lgate	Vth	Vth_sim	SCP1,SCP2	middle	
		Vth_Vd	VB			SCP3		
			VD					
4		Vth_Vb	Lgate	Vth	Vth_sim	PARL2	short	(1)
		Vth_Vd	VB			SC1,SC2		
ii) Fine extraction with Ide-Vge			VD			503		
in the subthreshold region								
5	N10temp27	IDVG005	VB	ID	ID_mmm	NSUBC	subthreshold	
			VD=50mV					
			VG					
			VS					
6	N10temp27	IDVG005	VB VD-50V		ID_mmm	VFBC	subthreshold	
			VG			MUECEO, MUECEI		
			vs					
7	N10temp27	IDVG1	VB	ID	ID_mmm	MUEPH1, MUESR1	saturation	(2)
			VD=1V					
			VG					
	N0124 27	IDVC005 OF 19	VS	ID	ID	I D NEUDD		
°	N03temp27	1DVG005,00,12	VD = 50 mV 0.6 V 1.2 V		iD_mmm	SCP1 SCP2 SCP3	subthreshold	
	N05temp27		VG			SC1.SC2.SC3		
			VS			PARL2		
iii) Extraction with Ids-Vgs & Vds								
in the linear & saturation region								
9	N013temp27	IDVG005	VB	ID	ID_mmm	RS,RD	saturation	
	N03temp27		VD=50mV					
	N05temp27		VG					
10	N03temp27	IDVD	VB	ID	ID_mmm	VOVER, VOVERP	saturation	(3),(4)
	N05temp27		VD			XLD,VMAX		
	N1temp27		VG					
	Noo	IDUD	VS	ID		DDOGUL DDOGDL		
11	N03temp27	IDVD	VB		ID_mmm	RPOCKI, RPOCPI	linear	
	N1temp27		VG			101 001 1,101 001 2		
	N10temp27		vs					
iv) Extraction				1				
for temperature dependence								
12	N10temp90	IDVG1	VB	ID	ID_mmm	BGTMP2	subthreshold	
	N10temp50		VD=1V					
			VG VS					
13	N10temp90	IDVD	VB	ID	ID_mmm	MUETMP	saturation	
			VD					
			VG					
	1	1	VS	1	1			

0. Import the "default parameter file" before extract.

- 1. The step 1 & 4 have to be repeated.
- 2. The step 6 & 7 have to be repeated.

3. If Idvd (saturation) inclination is not fit, you may revise it by ${\it CLM1,2,3.}$

4. The step 8 & 11 have to be repeated.

References

- H. C. Pao and C. T. Sah, "Effects of diffusion current on characteristics of metal-oxide (insulator)semiconductor transistors," *Solid-State Electron.*, vol. 9, pp. 927–937, Oct. 1966.
- [2] J. D. Bude, "MOSFET modeling into the ballistic regime," Proc. SISPAD, pp. 23–26, 2000.
- [3] J. R. Brews, "A charge-sheet model of the MOSFET," Solid-State Electron., vol. 21, pp. 345–355, Feb. 1978.
- [4] S.-Y. Oh, D. E. Ward, and R. W. Dutton, "Transient Analysis of MOS Transistors," IEEE J. Solid-State Circ., vol. SC-15, pp. 636–643, Aug. 1980.
- [5] M. Miura-Mattausch, U. Feldmann, A. Rahm, M. Bollu, and D. Savignac, "Unified complete MOS-FET model for analysis of digital and analog circuits," *IEEE Trans. CAD/ICAS*, vol. 15, pp. 1–7, Jan. 1996.
- [6] M. Miura-Mattausch and H. Jacobs, "Analytical model for circuit simulation with quarter micron metal oxide semiconductor field effect transistors: Subthreshold characteristics," Jpn. J. Appl. Phys., vol. 29, pp. L2279–L2282, Dec. 1990.
- [7] P. M. Rousseau, S. W. Crowder, P. B. Griffin, and J. D. Plummer, "Arsenic deactivation enhanced diffusion and the reverse short-channel effect," *IEEE Electron Device Lett.*, vol. 18, pp. 42–44, 1997.
- [8] M. Suetake, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, N. Shigyo, S. Odanaka, and N. Nakayama, "Precise physical modeling of the reverse-short-channel effect for circuit simulation," in *Proc. SISPAD*, pp. 207–210, Sep. 1999.
- [9] M. Miura-Mattausch, M. Suetake, H. J. Mattausch, S. Kumashiro, N. Shigyo, S. Odanaka, and N. Nakayama, "Physical modeling of the reverse-short-channel effect for circuit simulation," *IEEE Electron Devices*, vol. 48, pp. 2449-2452, Oct., 2001.
- [10] S. Kumashiro, H. Sakamoto, and K. Takeuchi, "Modeling of channel boron distribution deep sub-0.1μm n-MOSFETs," *IEICE Trans. Electro.*, vol. E82-C, June 1999.
- [11] D. Buss, "Device issues in the integration of analog/RF functions in deep submicron digital CMOS," *Tech. Digest IEDM*, pp. 423–426, 1999.

- [12] D. Kitamaru, H. Ueno, K. Morikawa, M. Tanaka, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "V_{th} model of pocket-implanted MOS-FETs for circuit simulation," *Proc. SISPAD*, pp. 392–395, 2001.
- [13] D. Kitamaru, H. Ueno, K. Morikawa, M. Tanaka, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Vth model of pocket-implanted MOS-FETs for circuit simulation based on the pocket profile," submitted for publication.
- [14] M. Suetake, K. Suematsu, H. Nagakura, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, S. Odanaka, and N. Nakayama, "HiSIM: A drift-diffusion-based advanced MOSFET model for circuit simulation with easy parameter extraction," *Proc. SISPAD*, pp. 261–264, 2000.
- [15] F. Stern and W. E. Howard, "Properties of semiconductor surface inversion layers in the electric quantum limit," *Phys. Rev.*, vol. 163, No. 3, pp. 816–835, 1967.
- [16] Z. Yu, R. W. Dutton, and R. A. Kiehl, "Circuit device modeling at the quantum level," Proc. IWCE-6, pp. 222–229, 1998.
- [17] T. Ando, A. B. Fowler, and F. Stern, "Electronic properties of two-dimensional systems," Rev. Modern Phys., vol. 54, pp. 437–621, 1982.
- [18] Y. Matsumoto and Y. Uemura, "Scattering mechanism and low temperature mobility of MOS inversion layers," Jpn. J. Appl. Phys. Suppl., vol. 2, Pt 2, pp. 367–370, 1974.
- [19] S. Takagi, M. Iwase, and A. Toriumi, "On the universality of inversion-layer mobility in n- and p-channel MOSFETs," *Tech. Digest IEDM*, pp. 398–401, 1988.
- [20] S. Matsumoto, K. Hisamitsu, M. Tanaka, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, S. Odanaka, and N. Nakayama, "Validity of the Mobility Universality for Scaled Metal-Oxide-Semiconductor Field-Effect Transistors down to 100nm Gate Length," submitted for publication.
- [21] D. M. Caughey and R. E. Thomas, "Carrier mobilities in Silicon empirically related to doping and field," *Proc. IEEE*, vol. 55, pp. 2192–2193, 1967.

- [22] K. Joardar, K. K. Gullapalli, C. C. McAndrew, M. E. Burnham, and A. Wild, "An improved MOSFET model for circuit simulation," *IEEE Trans. Electron Devices*, vol. 45, pp. 134–148, Jan. 1998.
- [23] Y. A. El-Mansy and A. R. Boothroyd, "A simple two-dimensional model of IGFET operation in the saturation region," *IEEE Trans. Electron Devices*, vol. ED-24, pp. 241–253, 1977.
- [24] K. Hisamitsu, D. Navarro, T. Yamaoka, M. Suetake, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Modeling of the Pinch-Off Condition in 100nm-MOSFETs for Circuit Simulation," submitted for publication.
- [25] Y. P. Tsividis, "Operation and Modeling of the MOS Transistor," McGraw-Hill, 1999.
- [26] G. Scott, J. Lutze, M. Rubin, F. Nouri, and M. Manley, "NMOS drive current reduction caused by transistor layout and trench isolation induced stress," *Tech. Digest IEDM*, pp. 827–830, 1999.
- [27] M. Miura-Mattausch, "Analytical MOSFET model for quarter micron technologies," IEEE Trans. CAD/ICAS, vol. 13, pp. 610–615, 1994.
- [28] F. H. Gaensslen and R. C. Jaeger, "Temperature dependent threshold behavior of depletion mode MOSFETs." Solid-State Electron., vol. 22, pp. 423–430, 1979.
- [29] D. Navarro, M. Tanaka, H. Kawano, H. Ueno, M. Miura-Mattausch, "Circuit-Simulation Model of Gate-Drain-Capacitance Changes in Small-Size MOSFETs Due to High Channel-Field Gradient," Proc. SISPAD, 2002.
- [30] B. J. Sheu and P.-K. Ko, "Measurement and modeling of short-channel MOS transistor gate capacitances," *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 464–472, 1987.
- [31] R. Shrivastava and K. Fitzpatrik, "A simple model for the overlap capacitance of a VLSI MOS device," *Proc. IEEE*, vol. ED-29, pp. 1870–1875, 1982.
- [32] N. Arora, "MOSFET models for VLSI circuit simulation: theory and practice," Springer-Verlag, 1993.
- [33] E. O. Kane, "Zener Tunneling in Semiconductors," J. Phys. Chem. Solids, vol. 12, pp. 181–188, 1959.

- [34] T. Yoshida, M. Miura-Mattausch, H. Ueno, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Conservation of symmetry at $V_{ds} = 0$ for reliable analog simulations," submitted for publication.
- [35] BSIM3, version3.0 manual, Department of Electrical Engineering and Computer Science, University of California, Berkeley CA, 1996.
- [36] S. Matsumoto, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "1/f noise characteristics in 100nm-MOSFETs: experimental investigations," to be submitted for publication;

H. Ueno, S. Matsumoto, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "1/f noise characteristics in 100nm-MOSFETs: theoretical investigations," to be submitted for publication.